

#### LA-UR-21-23411

 $\label{lem:proved} \mbox{Approved for public release; distribution is unlimited.}$ 

Title: HSADC FMC

Author(s): Weaver, Charles T.

Intended for: Share with industry

Issued: 2021-04-09





### **HSADC FMC**


Charley Weaver, ISR-4

4/6/2021

LA-UR-XX-XXXX

## **Concept: Space Grade ADC in FMC+ Form Factor**

- Radiation hardened A/D converter
  - For use in GEO / MEO / LEO Orbits
  - 100 krad TID minimum
  - Latch-up immune to 103 MeV-cm<sup>2</sup>/mg
  - JESD204B interface
  - Multi-gigahertz sample rates
  - MIL-PRF-38535 Class Q/V
- Industry standard VITA 57.4 FMC+
  - Standard mezzanine card form factor and connectors
  - Modular interface to an FPGA located on a base board
  - Multi-gigabit SERDES support





#### **HSADC** Features

- The central component to the design is a high speed analog-to-digital converter from Texas Instruments, part number ADC12DJ3200QML-SP.
- JESD modes (JMODEs): determines the operation of the ADC via SPI registers. The JMODE should be determined for each individual application. For example, choosing JMODE 9 will give the user two channels, 15-bit samples per channel, and use 8 SERDES lanes.
- The radiation performance for the ADC is 300 krad TID, a single-event latchup spec. of 120 MeV-cm<sup>2</sup>/mg, and SEU immune registers.

•	Power	Consum	ption:	3W
---	-------	--------	--------	----

ADC JMODEs			
# of modes	18		
Resolution	8 to 15 bit		
Decimation	None, /2, /4, /8, /16		
Sample Rate	0.05 to 6.4 GSPS		
SERDES	1 to 16 lanes		
Optional DDCs w/ complex output			



# **HSADC FMC Prototype**

- Initial design extends the FMC+ standard board outline
  - Prototype testing requires additional board space used for optional circuits
- Example: one channel has optional DC coupling, variable gain, attenuation, and filtering
- Design can be revised for individual applications to fit standard form factor
- HSADC FMC power estimate: 6.5W

